INTRODUCTION
Ever since the introduction of patchboards for allowing storage of analog computer programs, the desirability of having a remotely-controlled switch matrix to replace the analog patchboard has been evident. Only recently, however, has automatic patching received widespread interest and study. 1, 2, 3 One reason for this is the current widespread availability of hybrid computer systems, with the result that the automatic-patching program can be stored and implemented through the general purpose digital computer. Not only have hybrid computers made automatic patching of the analog subsystem, therefore, more feasible, but also hybrid computers have emphasized the desirability of having automatic patching.
Additional technological developments have made automatic patching feasible. The availability of lowcost, high-performance solid-state switches for implementing the necessary switching matrices is very important. Also, low-cost integrated circuit chips can be used to provide the storage of the switch settings. Finally, the availability and widespread use of digitallyset coefficient devices for the analog subsystem allows high-speed setup of all the parameter values as well as component interconnections. This in turn allows complete problem reprogramming within milliseconds which means that time sharing of a single hybrid computer through remote stations is practical. The resulting increase in computer cost effectiveness far exceeds the extra cost of the hardware and software necessary to implement automatic patching of the analog subsystem. In the paragraphs to follow we will describe the details of an automatic-patching system for the AD/FOUR analog hybrid computer shown in Figure 1 . As of the writing of this paper more than 60 AD/FOUR computer systems are operating in the field, many of them interfaced with general-purpose digital computers. Because the AD/FOUR design tends to minimize the number of switch elements needed to mechanize an efficient automatic-patching system, it was decided to add this capability to the existing system as opposed to designing a completely new system from scratch. This has the further advantage that any AD/FOUR systems in the field can be updated to include automatic patching.
The next section describes the configuration of the AD/FOUR automatic-patching system. Following sections present an example application, discuss diagnostic considerations, and summarize the system capabilities when operating in a time-shared mode using remote terminals.
DESCRIPTION OF THE SYSTEM
In the AD/FOUR conventional analog programming is achieved using patchcords for interconnections between holes in the large removable patchboard in the center of the console shown in Figure 1 . This patchboard is divided into four quadrants (hereafter called fields), with a matrix of 32 X30 = 960 holes in each field. The fields are numbered 0, 1, 2, and 3, as shown in Figure 2 , and the fields are normally filled with computing components in the order 2, 3, 0, and 1. Thus field 1, in the upper right corner of the patchboard, is the last to be filled with analog components, and very few AD/FOUR systems are expanded into field 1. For this reason it was decided to terminate the electronicswitch matrices for automatic programming in field 1. These are then patched to the appropriate holes in fields 0, 2, and 3 to mechanize the automatic-patching capability. Thus a single analog patchboard is permanently wired with the automatic program configuration. Note that this patchboard can be replaced by a conventionally-wired patchboard at any time when it is desired to operate the AD/FOUR in the normal patchboard mode.
As can be seen in Figure 1 , there is a second patchboard on the right side of the console. This is just half the size of the central analog patchboard, and terminates the logic-level signals associated with the hybrid and digital computing elements in the AD/FOUR. No attempt has been made to implement general-purpose automatic-patching of the logic elements. Instead, it is proposed to accomplish all logic functions in the digital subsystem of the hybrid computer. The logic patchboard is wired to implement the necessary control and timing functions when the AD/FOUR is operating in the automatic-patching mode.
If completely flexible automatic patching were needed, then it would be necessary to be able to connect every analog element to every other element. Since this would require a prohibitively large number of switches, one invariably divides the analog system into identical modules when mechanizing an automatic patching system. Flexible interconnection of analog components within each module is then provided, along with programmable interconnections between modules. In the AD/FOUR computer the module size for automatic patching is an analog field, which includes the following component count :   16  bipolar summer integrators  12 multipliers, each with a bipolar input buffer amplifier 64 digital coefficient units (DCU's)
In addition, each of the 16 summer integrators and 12 multiplier buffer amplifiers has a digital reference unit (28 in all). Function generation is performed using DCU's updated from the digital computer, with special dual comparators used to provide the necessary interrupts for DCU updating. Figure 3 shows the circuit schematic within a given AD/FOUR field for the summer-integrator and DCU switch matrix. Each bipolar output of the summerintegrators in the field is permanently patched to a pair of DCU's, utilizing 16X2 = 32 DCU's (amplifiers 200, 201, etc., in Figure 3 ). Each output of an additional 8 bipolar amplifiers (100,101, etc., in Figure 3 ) is patched permanently to four DCU's, utilizing 8X4 = 32 DCU's. The input to each of these 8 amplifiers can be switched to any of the 16 summer-integrator outputs. Thus all summer integrators drive a minimum of 2 DCU's, and can be programmed additionally to drive a total of 6, 10, 14, etc., DCU's.
The output of each of the 64 DCU's in the AD/ FOUR in Figure 3 can be programmed to any of the 16 summer-integrator input summing junctions, or any of the 12 multiplier F-input buffer-amplifier summing junctions (see Figure 4) . Thus a 64X28 summingj unction switch matrix for DCU outputs is represented by the circuit in Figure 3 , as well as a 16X8 switch matrix for the DCU buffer amplifier inputs. Each DCU is the standard 15 bit AD/FOUR single-buffered MDAC, with the most significant bit providing a negative analog polarity. Thus a given DCU can be programmed between a gain of -1.6384 and +1.6383 using two's complement logic and with a minimum bit size of 0.0001. Since the DCU is a summing-junction A digital reference unit (DRU) is permanently patched to each of the 16 summer-integrator amplifiers, allowing a programmable bias. Also, the output Vic, of an initial-condition amplifier is patched to all of the 16 integrator-summer input terminals. This allows initial conditions for the entire field to be set sequentially using the single DRU which drives the initial condition amplifier. The procedure starts with all integrators returned to the IC (Initial Condition) mode with the DRU set at zero (i.e., Fie = 0). This puts zero initial conditions on all integrators, which are then all switched to Hold. Following this, each integrator is switched to IC sequentially with the DRU programmed to yield the desired initial condition for that particular integrator. The integrator is then returned to Hold and the next integrator switched to IC, etc. After all initial conditions have been established in this manner, the integrators can all be switched to Operate. Figure 4 shows the schematic for the connections to the 12 multipliers within a given AD/FOUR field. The bipolar X inputs for each multiplier are permanently wired to specific summer-integrator outputs. switchable to the outputs of any of the 64 DCU's in the field (see Figure 3 ). In addition, there is a DRU permanently patched to the input of each of the 12 Y input buffer amplifiers, allowing a programmable bias into each multiplier Y input. Extensive study of typical analog programs has shown that the X inputs to multipliers are seldom all independent. For this reason the multiplier X inputs are assigned to summer-integrator outputs using the configuration shown in Figure 5 . The first four multipliers are assigned, respectively, to the first four summer-integrators. The fifth multiplier (no. 221) has its X input assigned to the fourth amplifier (no. 211) and the sixth multiplier (no. 222) has its bipolar X input patched to the common terminal of a 3-position, double pole relay (nos. 220, 221). The position of this relay, part of the standard AD/FOUR equipment complement, is controlled by registers set from the digital computer. In this way the X input to multiplier 222 can be programmed to amplifier 210, 211, or 222. Thus the configuration of multiplier X inputs assigned, respectively, to summer integrators in half a field can be programmed to be 1, 1, 1, 2, 1; 1, 1, 1,3; or 1, 1, 2, 2. Later examples show the utility of this scheme. Four hard feedback-limiters are permanently programmed, respectively, around four of the 16 summer integrators in each field in the automatic-patching system. DRU (digital reference unit) outputs are permanently programmed in pairs to each hard limiter to allow digitally controlled setup of the + andlimits. In the AD/FOUR computer each summerintegrator is normally in the summer configuration. By grounding, respectively, either one of two patchboard holes associated with each summer integrator, the amplifier can be changed to an integrator or high-gain configuration. In the automatic patching system these amplifier configuration holes in each field are patched to corresponding holes in field 1. These field 1 holes, under register control from the digital computer, provide program-controlled electronic grounds. Thus any of the 16 summer-integrators in each field can be configured as summers, integrators, or high-gain amplifiers.
FUNCTION GENERATION
Generation of precision functions of one or more variables on analog computers has always presented major difficulties. In fact, one of the principal tasks of the digital subsystem in many hybrid problems has been the generation of multivariable functions for use by the analog subsystem. However, this approach has serious dynamic limitations. Since it is desirable to have the automatically-patched analog computer operate at relatively high speed in order to permit time sharing, pure digital function generation is undesirable. Instead, a hybrid method analogous to that first proposed by Rubin 4 is utilized.
The graph in Figure 6 illustrates the functiongeneration method when applied to a function of one variable. Between breakpoints Xi and 'xt+i the function f(x) is represented as having intercept a* and slope &*, i.e., f(x) =a,i-\-biX. The mechanization is achieved by terminating two DCU's in amplifier 1, as shown in the figure. Whenever x crosses over into a new zone, e.g., between Xi + \ and Xi +2 , the two DCU's are updated to represent a i+ \ and b i+ i, respectively, the intercept and slope in the new zone. High speed detection of the zone in which x is located is achieved by a special dual comparator with digitally-programmed bias inputs x { and Xi + \. Whenever x passes outside the zone bounded by Xi and Xi+i, the gate shown in Figure 6 up the values for intercept a and slope b in the new zone and sets the corresponding DCU's terminated in amplifier 1 to the new values. It also sets the bias inputs into comparators A and B to the corresponding values for the new zone. After completing these operations the digital computer restores the analog system to the Operate mode.
Because the analog computer is in the Hold mode while the digital computer is accomplishing the necessary DCU and DRU updatings, any dynamic errors which would otherwise result from the time required by the digital computer to accomplish the updatings are eliminated. The only significant sources of dynamic error include the lag in dual comparator response (the order of one microsecond), the delays in Hold mode control switches (the order of one microsecond), and differential timing errors in activation of both Hold and Operate mode control (less than one microsecond). Also, offsets caused by cycling the integrators back and forth between Hold and Operate must be considered. In the AD/FOUR each such mode cycle causes the order of 0.5 millivolts of additional integrator output offset for integrators programmed with a gain of 1000 (typical for high-speed problem solution). At foreseeable Hold-Operate cycle rates in implementing the function generation as described here, the equivalent steady offset represents only from 0.01 percent to 0.1 percent of full scale. Even with these offsets there will be no significant effect except where open-ended integrations are involved. Study has shown that integrator drift during Hold is completely negligible over the time required for updating DCU's and DRU's.
Generation of functions of two variables is implemented using the formula f(x,y)=a-\-bx-{-cy-\-dxy. The circuit is shown in Figure 6 using 4 DCU's terminated in amplifier 2. The DCU settings correspond to the function /(x, y) for Xi<x<x i+h yi<y<yi+i. When either x or y moves into a new zone, as detected by the respective dual comparator, the 4 DCU's are updated while the analog computer is in Hold. The resulting f(x,y) analog function is equivalent to linear interpolation in x and y. A function of three variables can be generated using the formula f(x, y, z) = a+bx-\-cy-\-dz-\-exy-\-fxz-\-gyz-\-hxyz. As before, the 8 DCU settings needed to generate the three-variable function correspond to the appropriate x, y, and z zones.
Since each summer-integrator in the automaticpatching system can terminate any number of DCU's and has a permanently assigned DRU (digital reference unit), each summer integrator can be used to generate any multivariable function or any sum of multivariable functions. Reference to Figure 4 shows that each Yinput bipolar buffer amplifier for multipliers terminates any number of DCU's as well as an assigned DRU.
Thus it can be used to generate the sum of multivariable functions, which in turn are multiplied by the other multiplier input, X. In the AD/FOUR automatic patching system 8 dual comparators, each with an assigned DRU pair, as shown in Figure 6 , are available in each analog field. Inputs for these 8 dual comparators can be assigned to any of the 16 summer integrators in the field using switches driven by digitally-set registers. Fixed function generators, e.g., sinz, cosx, and logz function generators, can be terminated in multiplier locations in the AD/FOUR. In this case the general I/O format shown in Figure 4 for multipliers is preserved. For example, the F-input bipolar buffer amplifier is used to terminate the sina; and cosx fixed dfg (still with summing-junction output and hence output switches).
INTERFIELD PATCHING
Up to now we have only described the circuit configuration needed to patch automatically the connections within an AD/FOUR field. It is, of course, also necessary to implement interconnections between each of the fields (three-fields maximum; see Figure 2 ). This is accomplished in the following two ways:
I. The first of the two DCU's permanently assigned to the output of each summer integrator (e.g., DCU 200, 202, etc., in Figure 3 ) has its output programmable to the summing-j unction input of any summer integrator in the other two fields as well as summing junctions in its own field. II. The input to each quad DCU buffer amplifier can be switched to any summer integrator amplifier output in the other two fields as well as in its own field (see Figure 3 ).
The effectiveness of the above automatic interfield patching capability is best appreciated by studying example problems. Extension of II above to amplifier outputs trunked in from adjacent consoles provides effective interconsole trunking capability.
DIAGNOSTICS
Diagnostics, both to determine proper component functioning and to debug analog programs, is appreciably simpler with the automatic-patching system than with a conventional analog patchboard program. First of all, the patchboard on which the automatic patching program is wired also serves as the diagnostic patch board, i.e., no special diagnostic patchboard is required. Secondly, because of the fixed configuration, the complete computer control of all component modes and interconnections, the presence of programmable initial conditions and bias inputs for every bipolar amplifier, etc., it is extremely straightforward to write the software for checking every analog amplifier, DCU, DRU, and nonlinear element as well as every matrix switch. For example, proper functioning of every DCU and DCU output switch can be implemented by setting a one machine-unit initial condition on the integrator driving each DCU, with all other summer-integrators programmed as summers. Each bit of the DCU can be checked individually by programming the DCU back to the driving-amplifier input and monitoring that amplifier input. Next the DCU can be set at, say, unity gain and its output switched successively to every amplifier summing junction (both summer-integrators and multiplier F-input buffers). Proper matrix-switch functioning is assured by checking the respective amplifier outputs. Equally straightforward checks can be implemented for other components, including a rate test for all integrators using the programmable bias (DRU) input. The thousands of individual checks making up an overall three-field diagnostic will take only seconds, with easily-identified printout of any malfunctions.
A similar scheme is proposed for program verification, where, successively, a given initial condition (usually one machine unit) is applied to every integrator with the output (or summing-junction input) to all amplifiers measured and stored. This allows checking of the setting and input assignment of every DCU, as well as its output assignment. By programming unit X and F inputs to each multiplier, successively, and monitoring all summer outputs and integrator inputs, multiplier output assignments can be checked. Function generator set-up can be checked by observing amplifier outputs for successively programmed values of the input variable. It is believed that this type of program verification is even more powerful and easily debugged than the more conventional static check.
TIME SHARED OPERATION WITH TERMINALS
It is estimated that complete setup time for all component configurations, switch-matrix registers, and DCU and DRU settings will be approximately 10 milliseconds for the AD/FOUR automatic-programming system. With integrators programmed at nominal gain settings of 1000, this implies solution times of perhaps 10 to 100 milliseconds for typical systems on nonlinear differential equations. Such rapid program turn-around time, in turn, suggests that it should be quite feasible and extremely cost effective to time-share a single AD/FOUR hybrid system among a number of users stationed at remote terminals.
A relatively simple terminal system suitable for timesharing is shown in Figure 7 . This is the AD Dynamics Terminal, originally developed primarily for the educational market in order to allow individual terminal operators to time share a single problem programmed on the AD/FOUR or AD/FIVE hybrid computer. Across the top of the front panel of the terminal are eight 3-digit-plus-sign parameter entry thumbwheel switch sets which are assigned, respectively, to 8 problem parameters. To the right are 8 pushbuttons which control singly or in combination logic signals on the hybrid system which in turn control problem configuration. On the lower panel are channel selector, gain, and bias controls for the x and y axes of the memory scope used for solution readout. Also on the lower panel of the terminal are the computer modecontrol switches.
A number of terminals (up to 16 or more) can be connected to a single AD/FOUR hybrid computer. The computer interrogates each terminal in sequence to see whether the operator has requested a solution since the last interrogation of his terminal. If he has, the computer sets his parameter values and proceeds to generate a solution, which is stored on the memory scope and takes, perhaps, 50 milliseconds. If the operator has not requested a solution, the computer wastes no time and skips to the next terminal for interrogation. Under these conditions each terminal operator usually receives a response to his solution request in a fraction of a second, and can obtain and display multiple solutions for different parameter settings about as fast as ^^tew^^.
Figure 7-Dynamics terminal he can reset the parameter-entry wheels and push the solution button.
When operating with the AD/FOUR automaticprogramming system, the Dynamics Terminal will be used to call up various programs using the 8 logic pushbutton switches (256 combinations). Several of the pushbuttons can be used to assign the 8 parameter inputs to different groups of problem parameters. If a given terminal operator calls for a solution, his problem is programmed on the AD/FOUR computer upon interrogation of his terminal. If the problem has been stored in core (roughly 500 words required for a typical large problem), then the program setup takes only about 10 milliseconds. The net result is an access time essentially comparable to that now enjoyed with the Dynamics Terminal System, except that each user receives his own problem when he obtains control of the computer.
When the relatively simple Dynamics Terminals as described above are used for time sharing, initial setup and debugging of each problem must be done using the conventional hybrid I-O and not through the terminal. Obviously, it would be advantageous to have a more sophisticated terminal which also allows problem setup and debugging, in addition to problem running. This more sophisticated terminal will probably require a keyboard, alphanumeric display, and perhaps even a mini-digital computer. In any case, if problem setup and debugging is to be achieved through terminals while time sharing the hybrid computer with other terminals, a very extensive and powerful software system for time sharing will have to be available for the digital subsystem.
A SIMPLE EXAMPLE
As a simple example for the programming of a nonlinear differential equation, consider the Vander Pol equation:
A circuit for solving this equation using the AD/FOUR automatic-patching setup is shown in Figure 8 . Since the solution is known to approach a limit cycle of amplitude 2, we have indicated that x/2 is computed. Thus x=2 corresponds to a;/2 = l (one machine unit) at the output of integrator 201. Since DCU's can be set to gains between -1.6384 and +1-6383, the value of the parameter ju, as set on DCU 212, can range up to 1.6383/4^0.4096. Although the gain (time scale) of the two integrators is under digital program control, integrator gain constants of 1000 would normally be used for a high speed solution. Under these conditions the resulting oscillation would have a period of ap- proximately 6 milliseconds, which means that for five cycles to be displayed the solution would take about 30 milliseconds. The problem can be rescaled to allow higher values of n by simply reducing each integrator gain by the same factor. For example, if the gain of each integrator is reduced by a factor of 4, DCU's 200, 203, and 212 would be reset to 0.25, -0.25, and n, respectively. Now n can range up to 1.6383, and the computer solution is one-fourth as fast as before. Thus about 120 milliseconds are required for some five cycles of the solution. Or by programming the basic integrator time scales to X 10,000 instead of X1000, about 12 milliseconds is required for five cycles of the solution.
It should be noted that the address and data format currently used for setting DCU's in the AD/FOUR is used for setting the switch registers needed to program the connections shown in Figure 8 . The address indicates the device to which the switch common is connected (i.e., the signal source). The data word indicates the component to which the device is connected (i.e., the signal destination). A simple table stored in the digital computer transforms each such statement pair to a pseudo DCU address and data word, and the switch register setting is implemented with standard HCR's (hybrid communication routines) as if it were setting a DCU. Thus the following list would be required to implement the switch settings in Figure 8 :
(1) DCU (2) DCU (3) DCU (4) DCU (5) DCU (6) DCU (7) MULT (8) For clarity the switch setting numbers (1) thru (8) are shown in Figure 8 to allow correlation between the above table and the settings. Actually, in implementing the switch settings the digital computer merely thinks it is addressing and setting DCU's, so that existing HCR's (hybrid communication routines) can be used. Although the example in this section is very simple, it illustrates the implementation of the AD/FOUR automatic patching scheme for solving a nonlinear differential equation. The actual switching configuration described in this paper evolved from considering the program for much larger problems, e.g., nonlinear partial differential equations, six-degree-of-freedom flight equations, complex control systems, etc.
AN EXAMPLE SOLUTION FOR NONLINEAR FLIGHT EQUATIONS
As a second example, consider the solution of the sixdegree-of-freedom flight equations. The automatic patching program for these equations requires approximately three fields of an AD/Four, the exact number of components depending on the complexity of the aerodynamic functions. One field of the program is illustrated in Figure 9 , where the program for the translational and rotational equations is illustrated. The following equations result from the summation of forces along the flight-path axes and moments about the body axes: 
Here v v is dimensionless total velocity; a and /3 are angles of attack and sideslip, respectively; P&, Qb, and Rb are body-axis angular-rate components along the respective, x, y, and z body axes; Pb s and Rb s are roll and yaw rates along stability axes; X w , Y w , and Z w are external forces along the respective flight-path axes; L b , Mb, and N b are external moments along the respective body axes.
In writing Eq. (3) we have assumed /3<3C1, and in writing Eqs. (5), (6), and (7) we have omitted nonlinear terms which are negligible in effect.
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The external force components X w , Y w , and Z w along the flight-path axes are derived from force components X s , Y s , and Z s along the stability axes by resolution through the sideslip angle /3. Thus 
Finally, the body-axis force components include gravity, propulsive, and aerodynamic terms, as shown in the following equations:
where 6 and <j> are conventional pitch and bank angles respectively, q is the dynamic pressure, and S is the wing area. Also contained in Eqs. (14), (15) 
where b is the semispan, c is the characteristic wing chord, and c h c m , and c n are, respectively, the aerodynamic coefficients for roll, pitch, and yaw moments about the body axes. The circuit for implementing the solution of Eqs. (2)-(19) using automatic patching is shown in Figure  9 . Components are numbered on the basis that the program is implemented in field 2 of the AD/Four. Fields 0 and 3 are used to solve the remainder of the six-degree-of-freedom flight equations. Shown in Figure  9 is the circuit for automatic patching of two resolvers in a field (resolver 670 and 671 in the figure) .
The resolver input angles, respectively, are driven by amplifiers 230 and 231. X and Y inputs to resolver 670 are buffered with bipolar summing amplifiers 202 and 203, respectively. The Y inputs of multipliers 200 and 201, normally driven by these amplifiers, are instead both driven by quad DCU amplifier 120. Similarly, the X and Y inputs to resolver 671 are buffered with bipolar summing amplifiers 242 and 243, respectively, while the Y inputs to multipliers 240 and 241 are driven by quad DCU amplifier 121. The outputs X' and Y' of resolver 670 are terminated in DCU pairs numbered 246, 247, and 256, 257, respectively. Similarly the outputs of resolver 671 are terminated in DCU pairs 266, 267, and 276, 277, respectively. Each of these DCU pairs lowers the numbers of DCU's driven by the corresponding quad DCU amplifiers from 4 to 2 DCU's.
Note in Figure 9 that there are 3 signals from adjacent fields terminated in quad DCU amplifiers (numbers 122, 123, and 130) . Note also that there are 6 signals from an adjacent field originating in DCU's in that field (numbers 100, 102, 110, 112, 120, and 122) . These are terminated in field 2 as currents into summing junctions. This illustrates the typical interfield trunking capability of the AD/Four automatic patching system.
The circuit in Figure 9 includes three 2-variable function generators and illustrates the pdwer and flexibility of the automatic patching system. For example, amplifier 200 along with multiplier 251 implements Eq. (14) in its entirety, i.e., generates a function of two variables, multiplies the function by a third variable, and sums the result with two additional terms.
Altogether the circuit in Figure 9 utilizes 15 out of the 16 summer integrators in field 2, all 12 multipliers, both resolvers, and 5 out of the 8 quad DCU amplifiers.
Following the format given in the previous example, we have the following list required to implement the autopatch settings in Figure 9 :
Setting
No.
(1) (2) (3) (4) (5) (6) (7) (8) DCU settings, including those of reference DCU's such as number 600, are implemented in the usual manner, using the DCU address and 15 bit data word.
SUMMARY
There is a trade-off between hardware and software in any automatic patching system. By choosing a system of only three large modules of sixteen integrators each we have enormously simplified the setup procedure, allowing a direct programming technique without the need for any fancy interpreter, i.e., standard HCR's are utilized to control the interconnections. Indeed the setup procedure is so direct that it is felt that there is no additional training burden in implementing this system. The number of switches in the system is modest, according to the following list: 
